


Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS
VGA








FIG.5 DUAL CONVERSION RECEIVER




FIG.6




FIG.7






FIG. 8


822

712

824












FIG. 14









FIG. 18



Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS
VGA





FIG. 19



FIC 21

PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

44MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE -10-2 REF=100KHz, SO DIVIDE RANGE=9216 TO 9280

	098	2050	- 1	1200	37	2	254.0		275.2		22.5	3		0 7 7
	854	2050		1106	3	2100	361.0		274.4		220	3		0 77
	=	=		-		s					ŀ			=
	128	1330		1202		4 900	1.23		275.6		232	3		44 0
	122	1320		1198		923.2			274.8		231			440
	116	1320		1204		928 0 923 2 926 A			276.0 274.8 275.6		232		1	44.0 44.0
	110	 1310		1200		924.8			275.2		231			44.0
	104	1300		1196		921.6			274.4		230			44.0
13	85	 1300		1202		926.4			275.6		232		1	44.0
15	35	 1290		1198		923.2	T		274.8		231	Т	 ;	44.0
3	8	1290		1204		928.0 923.2 926.4 921.6 924.8			2/3.6 2/4.4 2/5.2 2/6.0 274.8 275.6 274.4		232		;	44.0
0	3	1280		1200		924.8			2/2.7	-,-	231		2	44.O
7,7	4/	1270		1196		921.6			2/4.4		230		2 2	44.0
02	8	1270		1202		926.4		0 350	6/2.0		232		10	Ç.
63	90	1260		1198		923.2		03.0	2/4.0		230.8		1	2.4
5,6	3	1260		1204		928.0			1,670.0		232		0 77	
50	3	1250	•	1200		924.8		0 140	7.077		231.2		0 77	2.4
Erf (MHz)	(3,111)	LO-1(MHz)	-	IF-1 (MHz)		LO-2(MHz) 924.8 928.0		15 2/4/LL	11-2(INI LE)		LO-3(MHz)		IE-3/MHP)	11 -2(1111 12)

910

VGA

FIG. 22


PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:


36MHz IF

NOTE 10-2 REF=100KHz, SO DIVIDE RANGE=9280 TO 9340


Frf (MHz)	50	58	99	74	82	06	86	106	114	122	130	138	146	154		852	860
LO-1(MHz)	1250	1260	1270	1270	1280	1290	1300	1310	1310	1320	1330	1340	1350	1350	11	2050	2060
								-									
(ZHW) 1-31	1200	1202	1204	1196	1198	1200	1202	1204	1196	1198	1200	1202	1204	1196		1198	1200
LO-2(MHz) 931.2	931.2	932.8	934.4	928.0	930	931	933	934	928.0	930	931	933	934	928.0	2	929.60	931.2
									-								
IF-2(MHz)	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6 268.0	268.0	=	268.4	268.8
										,							
LO-3(MHz)	232.8	233.2	233.6	232	232	233	233	234	232	232	233	233	234	232.0	=	232.4	232.8
IF3(MHz)	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	=	36.0	36.0


FIG.23





rIG.24α












FIG.26





$FIG.28\alpha$








FIG.28f




FIG.28g






FIG.28h





Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS
VGA




FIG.28j

FIG.28k




FIG.29




FIG.30









FIG.31













Appl. No. To Be Assigned; Filed: Herewith Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned Inventors: Arya R. Behzad; Tel.: (202) 371-2600 Title: Large Gain Range, High Linearity, Low Noise MOS VGA





Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS




FIC 37

FIG.38







EACH RESISTOR: 130 Ohm 10 IN PARALLEI -3dB Rs RESISTIVE DIVIDER FIG.41-2dB Rs -1dB Rs A d ╢ OdB OdB

Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS
VGA

FIG.42NON-MONOTONICITY






FIG.43 Clamping control range



Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS
VGA











FIG. 45




























Appl. No. To Be Assigned; Filed: Herewith
Dkt. No. 1875.138000G; Group Art Unit: To Be Assigned
Inventors: Arya R. Behzad; Tel.: (202) 371-2600
Title: Large Gain Range, High Linearity, Low Noise MOS

















FIG. 61





FIG. 62






FIG. 64





FIG. 65






FIG.67





FIG. 68






FIG. 70




FIG. 71




FIG. 72




FIG. 73

